Revised November 2000

FAIRCHILD

SEMICONDUCTOR

74LVX161284 Low Voltage IEEE 161284 Translating Transceiver

General Description

The LVX161284 contains eight bidirectional data buffers and eleven control/status buffers to implement a full IEEE 1284 compliant interface. The device supports the IEEE 1284 standard and is intended to be used in an Extended Capabilities Port mode (ECP). The pinout allows for easy connection from the Peripheral (A-side) to the Host (cable side).

Outputs on the cable side can be configured to be either open drain or high drive (± 14 mA) and are connected to a separate power supply pin (V_{CC}—cable) to allow these outputs to be driven by a higher supply voltage than the A-side. The pull-up and pull-down series termination resistance of these outputs on the cable side is optimized to drive an external cable. In addition, all inputs (except HLH) and outputs on the cable side contain internal pull-up resistors connected to the V_{CC}—cable supply to provide proper termination and pull-ups for open drain mode.

Outputs on the Peripheral side are standard low-drive CMOS outputs designed to interface with 3V logic. The DIR input controls data flow on the A1-A8/B1-B8 transceiver pins.

Features

■ Supports IEEE 1284 Level 1 and Level 2 signaling standards for bidirectional parallel communications between personal computers and printing peripherals

January 1999

- Translation capability allows outputs on the cable side to interface with 5V signals
- All inputs have hysteresis to provide noise margin
- B and Y output resistance optimized to drive external cable
- B and Y outputs in high impedance mode during power down
- Inputs and outputs on cable side have internal pull-up resistors
- Flow-through pin configuration allows easy interface between the "Peripheral and Host"
- Replaces the function of two (2) 74ACT1284 devices

Ordering Code

Order Number	Package Number	Package Description
74LVX161284MEA	MS48A	48-Lead Small Shrink Outline Package (SSOP), JEDEC MO-118, 0.300 Wide
74LVX161284MTD	MTD48	48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide


Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code

Connection Diagram DIR HD 48 Α9 Yg Y₁₀ A₁₀ 46 A11 - A12 - $\begin{array}{c} 1 \\ Y_{11} \\ Y_{12} \\ V_{CC} \ cable \\ 41 \\ 40 \\ 39 \\ B_2 \\ B_3 \\ B_4 \end{array}$ A13 V_{CC} A1 A2 GND A3 A4 A5 A6 11 12 13 14 B5 B6 GND B7 36 35 GND A7 A8 34 33 15 16 17 18 19 Β, 32 31 30 cable V_{CC} PLH C14 C15 C16 C17 PLHin 29 28 A₁₄ A₁₅ 20 21 A16 A17 22 27 23 26 HLE 24 25 HLHin

Pin Descriptions

Pin Names	Description
HD	High Drive Enable Input (Active HIGH)
DIR	Direction Control Input
A ₁ –A ₈	Inputs or Outputs
B ₁ –B ₈	Inputs or Outputs
A ₉ –A ₁₃	Inputs
Y ₉ –Y ₁₃	Outputs
A ₁₄ –A ₁₇	Outputs
C ₁₄ –C ₁₇	Inputs
PLH _{IN}	Peripheral Logic HIGH Input
PLH	Peripheral Logic HIGH Output
HLH _{IN}	Host Logic HIGH Input
HLH	Host Logic HIGH Output
	-

74LVX161284



www.fairchildsemi.com

2

Absolute Maximum Rati	ngs(Note 3)	Recommended Operating			
Supply Voltage		Conditions			
V _{CC}	-0.5V to +4.6V	Supply Voltage			
V _{CC} —Cable	-0.5V to +7.0V	V _{CC}	3.0V to 3.6V		
$V_{CC-Cable}$ Must Be $\geq V_{CC}$		V _{CC} —Cable	3.0V to 5.5V		
Input Voltage (V _I)—(Note 4)		DC Input Voltage (V _I)	0V to V _{CC}		
A ₁ –A ₁₃ , PLH _{IN} , DIR, HD	–0.5V to V_{CC} + 0.5V	Open Drain Voltage (V _O)	0V to 5.5V		
B ₁ -B ₈ , C ₁₄ -C ₁₇ , HLH _{IN}	-0.5V to +5.5V (DC)	Operating Temperature (T _A)	-40°C to +85°C		
B ₁ -B ₈ , C ₁₄ -C ₁₇ , HLH _{IN}	-2.0V to +7.0V*				
	*40 ns Transient				
Output Voltage (V _O)					
A ₁ –A ₈ , A ₁₄ –A ₁₇ , HLH	–0.5V to V _{CC} +0.5V				
B ₁ –B ₈ , Y ₉ –Y ₁₃ , PLH	-0.5V to +5.5V (DC)				
B ₁ –B ₈ , Y ₉ –Y ₁₃ , PLH	-2.0V to +7.0V*				
	*40 ns Transient				
DC Output Current (I _O)					
A ₁ –A ₈ , HLH	±25 mA				
B ₁ -B ₈ , Y ₉ -Y ₁₃	±50 mA				
PLH (Output LOW)	84 mA				
PLH (Output HIGH)	–50 mA				
Input Diode Current (I_{IK})—(Note 4) DIR, HD, A ₉ –A ₁₃ , PLH, HLH, C ₁₄ –C ₁₇	–20 mA				
Output Diode Current (I _{OK})					
A ₁ -A ₈ , A ₁₄ -A ₁₇ , HLH	±50 mA				
B ₁ –B ₈ , Y ₉ –Y ₁₃ , PLH	–50 mA	Note 3: Absolute maximum ratings are values beyond	d which the device		
DC Continuous V _{CC} or Ground Current	±200 mA	may be damaged or have its useful life impaired. Fairch mend operation outside the databook specifications.			
Storage Temperature	$-65^{\circ}C$ to $+150^{\circ}C$	Note 4: Either voltage limit or current limit is sufficient to	protect inputs.		
ESD (HBM) Last Passing Voltage	2000V				

DC Electrical Characteristics

			v _{cc}	Vac. a.u.	$\mathbf{T}_{\mathbf{A}} = 0^{\circ}\mathbf{C}$	$T_A = -40^{\circ}C$	Units	
Symbol	Parameter		(V)	V _{CC—Cable} (V)	to +70°C	to +85°C		Conditions
			.,	.,	Guaranteed Limits		1	
V _{IK}	Input Clamp		3.0	3.0	-1.2	-1.2	V	I _i =-18 mA
	Diode Voltage							
VIH	Minimum	A _n , B _n , PLH _{IN} , DIR, HD	3.0-3.6	3.0-5.5	2.0	2.0		
	HIGH Level	C _n	3.0-3.6	3.0-5.5	2.3	2.3	V	
	Input Voltage	HLH _{IN}	3.0-3.6	3.0-5.5	2.6	2.6		
VIL	Maximum	A _n , B _n , PLH _{IN} , DIR, HD	3.0-3.6	3.0-5.5	0.8	0.8		
	LOW Level	C _n	3.0-3.6	3.0-5.5	0.8	0.8	V	
	Input Voltage	HLH _{IN}	3.0-3.6	3.0-5.5	1.6	1.6		
ΔV_T	Minimum Input	A _n , B _n , PLH _{IN} , DIR, HD	3.3	5.0	0.4	0.4		$V_{T}^{+}-V_{T}^{-}$
	Hysteresis	C _n	3.3	5.0	0.8	0.8	V	$V_{T}^{+} - V_{T}^{-}$
		HLH _{IN}	3.3	5.0	0.2	0.2		$V_{T}^{+} - V_{T}^{-}$
V _{OH}	Minimum HIGH	A _n , HLH	3.0	3.0	2.8	2.8		$I_{OH} = -50 \ \mu A$
	Level Output		3.0	3.0	2.4	2.4		$I_{OH} = -4 \text{ mA}$
	Voltage	B _n , Y _n	3.0	3.0	2.0	2.0	V	$I_{OH} = -14 \text{ mA}$
		B _n , Y _n	3.0	4.5	2.23	2.23		$I_{OH} = -14 \text{ mA}$
		PLH	3.15	3.15	3.1	3.1		$I_{OH} = -500 \ \mu A$

					T _ 0°C	$T_A = -40^{\circ}C$	T	1
Symbol	Pa	rameter	v _{cc}	$v_{\rm CC-Cable}$	T _A = 0°C to +70°C	to +85°C	Units	Conditio
-,			(V)	(V)		ed Limits	-	
V _{OL}	Maximum LOW	A _n , HLH	3.0	3.0	0.2	0.2		I _{OL} = 50 μA
	Level Output		3.0	3.0	0.4	0.4		$I_{OL} = 4 \text{ mA}$
	Voltage	B _n , Y _n	3.0	3.0	0.8	0.8	v	I _{OL} = 14 mA
		B _n , Y _n	3.0	4.5	0.77	0.77	V	I _{OL} = 14 mA
		PLH	3.0	3.0	0.85	0.95	1	I _{OL} = 84 mA
		PLH	3.0	4.5	0.8	0.9	1	I _{OL} = 84 mA
R _D	Maximum Output	B ₁ -B ₈ , Y ₉ -Y ₁₃	3.3	3.3	60	60		
	Impedance		3.3	5.0	55	55	_	(Note 5)(No
	Minimum Output	B ₁ -B ₈ , Y ₉ -Y ₁₃	3.3	3.3	30	30	Ω	
	Impedance		3.3	5.0	35	35		(Note 5)(No
R _P	Maximum Pull-Up	B ₁ -B ₈ , Y ₉ -Y ₁₃	3.3	3.3	1650	1650		
	Resistance	C ₁₄ -C ₁₇	3.3	5.0	1650	1650	Ω	
	Minimum Pull-Up	B ₁ -B ₈ , Y ₉ -Y ₁₃	3.3	3.3	1150	1150	_	
	Resistance	C ₁₄ -C ₁₇	3.3	5.0	1150	1150	Ω	
IIH	Maximum Input	A ₉ -A ₁₃ , PLH _{IN} ,	3.6	3.6	1.0	1.0		$V_{I} = 3.6V$
	Current in	HD, DIR, HLH _{IN}						
	HIGH State	C ₁₄ -C ₁₇	3.6	3.6	50.0	50.0	μA	$V_{I} = 3.6V$
		C ₁₄ -C ₁₇	3.6	5.5	100	100	1	V _I = 5.5V
IIL	Maximum Input	A ₉ –A ₁₃ , PLH _{IN} ,	3.6	3.6	-1.0	-1.0	μA	$V_{I} = 0.0V$
	Current in	HD, DIR, HLH _{IN}						-
	LOW State	C ₁₄ -C ₁₇	3.6	3.6	-3.5	-3.5	mA	$V_{I} = 0.0V$
		C ₁₄ -C ₁₇	3.6	5.5	-5.0	-5.0	mA	$V_{I} = 0.0V$
I _{OZH}	Maximum Output	A ₁ -A ₈	3.6	3.6	20	20	μA	V _O = 3.6V
	Disable Current	B ₁ -B ₈	3.6	3.6	50	50	μA	$V_0 = 3.6V$
	(HIGH)	B ₁ -B ₈	3.6	5.5	100	100	μA	$V_0 = 5.5V$
I _{OZL}	Maximum	A ₁ -A ₈	3.6	3.6	-20	-20	μA	$V_{0} = 0.0V$
	Output Disable	B ₁ -B ₈	3.6	3.6	-3.5	-3.5	mA	-
	Current (LOW)	B ₁ –B ₈	3.6	5.5	-5.0	-5.0	mA	
I _{OFF}	Power Down	B ₁ -B ₈ , Y ₉ -Y ₁₃ ,			100	100		
	Output Leakage	PLH	0.0	0.0	100	100	μA	V _O = 5.5V
I _{OFF}	Power Down	0 0 1811			100	400		
	Input Leakage	C ₁₄ -C ₁₇ , HLH _{IN}	0.0	0.0	100	100	μA	$V_I = 5.5V$
I _{OFF-ICC}	Power Down			0.0	252	050		(Nata C)
	Leakage to V _{CC}		0.0	0.0	250	250	μA	(Note 6)
I _{OFF-ICC2}			0.0	0.0	250	250		(Nata C)
	to V _{CC-Cable}		0.0	0.0	250	250	μA	(Note 6)
I _{CC}	Maximum Supply		3.6	3.6	45	45	mA	$V_I = V_{CC}$ or
-	Current		3.6	5.5	70	70		$V_I = V_{CC}$ or

Note 5: Output impedance is measured with the output active LOW and active HIGH (HD = HIGH).

Note 6: Power-down leakage to V_{CC} or $V_{CC-Cable}$ is tested by simultaneously forcing all pins on the cable-side (B₁-B₈, Y₉-Y₁₃, PLH, C₁₄-C₁₇ and HLH_{IN}) to 5.5V and measuring the resulting I_{CC} or I_{CC-Cable}.

Note 7: This parameter is guaranteed but not tested, characterized only.

		T _A = 0°C to +70°C		T _A = -40°			
		V _{CC} = 3.	0V-3.6V	V _{CC} = 3.		Figure	
Symbol	Parameter		= 3.0V–5.5V	V _{CC—Cable}	Units	Number	
		Min	Max	Min	Max	_	
t _{PHL}	A ₁ -A ₈ to B ₁ -B ₈	2.0	40.0	2.0	44.0	ns	Figure 1
t _{PLH}	A ₁ -A ₈ to B ₁ -B ₈	2.0	40.0	2.0	44.0	ns	Figure 2
t _{PHL}	B ₁ -B ₈ to A ₁ -A ₈	2.0	40.0	2.0	44.0	ns	Figure 3
t _{PLH}	B ₁ -B ₈ to A ₁ -A ₈	2.0	40.0	2.0	44.0	ns	Figure 3
t _{PHL}	A ₉ -A ₁₃ to Y ₉ -Y ₁₃	2.0	40.0	2.0	44.0	ns	Figure 1
t _{PLH}	A ₉ -A ₁₃ to Y ₉ -Y ₁₃	2.0	40.0	2.0	44.0	ns	Figure 2
t _{PHL}	C ₁₄ -C ₁₇ to A ₁₄ -A ₁₇	2.0	40.0	2.0	44.0	ns	Figure 3
t _{PLH}	C ₁₄ -C ₁₇ to A ₁₄ -A ₁₇	2.0	40.0	2.0	44.0	ns	Figure 3
tSKEW	LH-LH or HL-HL		10.0		12.0	ns	(Note 9)
tPHL	PLH _{IN} to PLH	2.0	40.0	2.0	44.0	ns	Figure 1
t _{PLH}	PLH _{IN} to PLH	2.0	40.0	2.0	44.0	ns	Figure 2
t _{PHL}	HLH _{IN} to HLH	2.0	40.0	2.0	44.0	ns	Figure 3
tPLH	HLH _{IN} to HLH	2.0	40.0	2.0	44.0	ns	Figure 3
t _{PHZ}	Output Disable Time	2.0	15.0	2.0	18.0		Figure 7
t _{PLZ}	DIR to A1-A8	2.0	15.0	2.0	18.0	ns	
t _{PZH}	Output Enable Time	2.0	50.0	2.0	50.0	-	Figure 8
t _{PZL}	DIR to A1-A8	2.0	50.0	2.0	50.0	ns	
t _{PHZ}	Output Disable Time	2.0	50.0	2.0	50.0		Figure 9
t _{PLZ}	DIR to B ₁ -B ₈	2.0	50.0	2.0	50.0	ns	
t _{pEN}	Output Enable Time	2.0	25.0	2.0	28.0		Figure 2
	HD to B ₁ -B ₈ , Y ₉ -Y ₁₃	2.0	25.0	2.0	28.0	ns	
t _{pDIS}	Output Disable Time	2.0	25.0	2.0	28.0		Figure 2
	HD to B ₁ -B ₈ , Y ₉ -Y ₁₃	2.0	25.0	2.0	28.0	ns	
t _{pEN} -t _{pDIS}	Output Enable-		10.0		12.0	ns	
	Output Disable						
t _{SLEW}	Output Slew Rate						1
t _{PLH}	B ₁ -B ₈ , Y ₉ -Y ₁₃	0.05	0.40	0.05	0.40	V/ns	Figure 5
tPHL		0.05	0.40	0.05	0.40		Figure 4
t _r , t _f	t _{RISE} and t _{FALL}		120		120		Figure 6
	B ₁ -B ₈ (Note 8),		120		120	ns	(Note 10

74LVX161284

Note 9: t_{SKEW} is measured for common edge output transitions and compares the measured propagation delay for a given path type:

(i) $\mathsf{A}_1\text{--}\mathsf{A}_8$ to $\mathsf{B}_1\text{--}\mathsf{B}_8,$ $\mathsf{A}_9\text{--}\mathsf{A}_{13}$ to $\mathsf{Y}_9\text{--}\mathsf{Y}_{13}$

(ii) B₁–B₈ to A₁–A₈

(iii) C₁₄-C₁₇ to A₁₄-A₁₇

Note 10: This parameter is guaranteed but not tested, characterized only.

Capacitance

Symbol	Parameter	Тур	Units	Conditions			
CIN	Input Capacitance	3	pF	$V_{CC} = 0.0V$ (HD, DIR, A ₉ -A ₁₃ , C ₁₄ -C ₁₇ , PLH _{IN} and HLH _{IN})			
C _{I/O} (Note 11)	I/O Pin Capacitance	5	pF	$V_{CC} = 3.3V$			
Note 44: O Lis processed at factorized at Mile and Mile OTD 2020 Mathed 2040							


Note 11: $C_{I/O}$ is measured at frequency = 1 MHz, per MIL-STD-883B, Method 3012




AC Loading and Waveforms Pulse Generator for all pulses: Rate ${\leq}1.0$ MHz; Z_0 ${\leq}~50\Omega;$ t_f ${\leq}~2.5$ ns, t_r ${\leq}~2.5$ ns. -2.7V Data V_{CC} 41 in (A_n, PLHin) 0٧ t_{PHL} → - V_{OUT} ≶ 500Ω 50 pF Data out (B_n, Y_n, andPLH) -1.4V V_{OUT} Output t_{PHL} Output ---2.7V Data **ξ** 500Ω ^tPLH in 50 pF 0٧ ^t₽LH - VIH Data out VOL FIGURE 1. Port A to B and A to Y Propagation Delay Waveforms 2.7V Data -2.7V Data .4V in in (HD) (HD)٥v 0٧ ^tpdisable ^tPENABLE v_{OH} Data Data out (B_n,Y_n) out (B_n, Y_n) - 0.3V ′nн 4 V FIGURE 2. Port A to B and A to Y Output Waveforms -2.7V Output Data in 1.4V 500Ω ٥v 50 pF t_{PLH} ← t_{PHL} - V_{OUT} Data V_{CC}/ 2 2 /cc/ out FIGURE 3. Port B to A, C to A and HLHin to HLH Propagation Delay Waveforms

www.fairchildsemi.com


6







www.fairchildsemi.com

8



74LVX161284





11